Go to file
Gustavo Henrique Santos Souza de Miranda 297cf1a201 Configure YMF262 parallel bus GPIO and fix PLL settings
Add D0-D7 data bus (GPIOC), control signals _WR/_RD/_CS/_IC and
  address lines A0/A1 (GPIOF), and _IRQ input for the YMF262 interface.
  Fix PLL parameters (PLLM=8, PLLN=432, PLLQ=12) for correct 216 MHz
  operation from the 8 MHz HSE, and switch USB 48 MHz clock to PLLSAI.
2026-04-29 01:43:00 -03:00
Core Configure YMF262 parallel bus GPIO and fix PLL settings 2026-04-29 01:43:00 -03:00
Drivers Initial Commit 2026-04-28 20:15:35 -03:00
cmake Initial Commit 2026-04-28 20:15:35 -03:00
.mxproject Configure YMF262 parallel bus GPIO and fix PLL settings 2026-04-29 01:43:00 -03:00
CMakeLists.txt Initial Commit 2026-04-28 20:15:35 -03:00
CMakePresets.json Initial Commit 2026-04-28 20:15:35 -03:00
STM32F722XX_FLASH.ld Initial Commit 2026-04-28 20:15:35 -03:00
YMF262_Devboard_Firmware.ioc Configure YMF262 parallel bus GPIO and fix PLL settings 2026-04-29 01:43:00 -03:00
startup_stm32f722xx.s Initial Commit 2026-04-28 20:15:35 -03:00